



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/751,747	12/29/2000	Lawrence Henry Hudepohl	MIPS:0105.00US	7128

23669 7590 12/22/2003

JAMES W HUFFMAN
1832 N. CASCADE AVE.
COLORADO SPRINGS, CO 80907-7449

EXAMINER

GERSTL, SHANE F

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 12/22/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/751,747

Applicant(s)

HUDEPOHL ET AL.

Examiner

Shane F Gerstl

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on 23 September 2001 and 29 December 2000.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☐ Claim(s) _____ is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-23 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 12/29/00 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1-23 have been examined.

Papers Received

2. Receipt is acknowledged of Declaration, Fee, and Extension papers submitted, where the paper* has/have been placed of record in the file.

Specification

3. The headings of each section should not be underlined or in boldface type as described in 37 CFR 1.77(c).
4. The disclosure is objected to because of the following informalities: page 1 of the specification has missing application numbers, which must be filled in.

Appropriate correction is required.

Drawings

5. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference sign(s) not mentioned in the description: Element 316 of figure 3 and element 800 of figure 8 are not mentioned in the specification. A proposed drawing correction, corrected drawings, or amendment to the specification to add the reference sign(s) in the description, are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.
6. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the 3-D graphics

Art Unit: 2183

accelerators must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Objections

7. Claim 13 is objected to because of the following informalities: line 2 should read "wherein said data bus" rather than just "data bus".

8. Claim 21 objected to because of the following informalities: the claim recites its parent claim as claim 1. It is clear from the claim language that the applicant desires the parent claim to be claim 14 and so the examiner is taking it as such.

9. Claim 22 objected to because of the following informalities: lines 3-4 states, "plurality coprocessors" when it should read "plurality of coprocessors".

10. Claim 23 objected to because of the following informalities: the claim recites its parent claim as claim 21. It is clear from the claim language that the applicant desires the parent claim to be claim 22 and so the examiner is taking it as such.

11. The numbering of claims is not in accordance with 37 CFR 1.126 which requires the original numbering of the claims to be preserved throughout the prosecution. When claims are canceled, the remaining claims must not be renumbered. When new claims are presented, they must be numbered consecutively beginning with the number next following the highest numbered claims previously presented (whether entered or not).

Misnumbered claim 22 (second instance) has been renumbered 23.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

13. Claims 1-8 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moyer (5,983,338) in view of Strongin (6,559,850 B1).

14. In regard to claim 1,

a. Moyer has disclosed an interface (figure 1, element 30) for transferring data between a central processing unit (CPU) (figure 1, element 12) and a plurality of coprocessors (figure 1, elements 14 and 16), the interface comprising:

- i. an instruction bus (column 6, line 34 and figures 2 and 3, element 61), configured to transfer instructions to the plurality of coprocessors in an instruction transfer order (an order is inherent), wherein particular instructions direct designated ones of the plurality of coprocessors to transfer the data to/from the CPU (figures 22-26, UU field); and
- ii. a data bus (column 8, lines 65-66 and figures 2 and 3, element 72), coupled to said instruction bus (since both go from processor to coprocessor, they are coupled), configured to subsequently transfer the data.

- b. Moyer does not disclose wherein data order signals within said data bus prescribe a data transfer order that differs from said instruction transfer order.
- c. Strongin has disclosed in figures 3 and 4 a read retrieval order that differs from the read request order. An instruction as in Moyer is essentially a request for data or a read request. When the data is sent, that is a read retrieval. The figure shows signals (identifier) that indicate the order of the data.
- d. Strongin has shown in column 6, lines 36-44 that this difference in ordering allows for data accesses to be quicker. This quickness of data access would have motivated one of ordinary skill in the art to modify the design of Moyer to include the out of order data retrieval disclosed by Strongin.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Moyer to retrieve data out of order as taught by Strongin so that data accesses can be achieved quicker.

15. In regard to claim 2,

- a. Moyer in view of Strongin discloses the interface as recited in claim 1, as described above;
- b. Moyer in view of Strongin does not disclose specifically that the plurality of coprocessors comprises: a first plurality of floating-point coprocessors;
- c. Moyer has shown in column 1, lines 31-37 that a traditional use of coprocessors is as floating-point coprocessors.
- d. The ability to extend the functionality of the processor disclosed by Moyer by including floating point processing would have motivated one of ordinary skill

in the art to modify the coprocessor design of Moyer in view of Strongin to making them floating-point processors.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Moyer in view of Strongin to make the disclosed coprocessors floating-point coprocessors in order to extend the functionality of the main processor.

16. In regard to claim 3, Moyer in view of Strongin discloses the interface as recited in claim 1, as described above, wherein said particular instructions comprise TO instructions, said TO instructions directing that the subsequent transfer of the data will be from the CPU to said designated ones of the plurality of coprocessors. Column 9, lines 27-28 of Moyer, show an H_CALL instruction that transfers data from an external coprocessor to the processor as shown in lines 40-45.

17. In regard to claim 4, Moyer in view of Strongin discloses the interface as recited in claim 3, as described above, wherein said particular instructions comprise FROM instructions, said FROM instructions directing that the subsequent transfer of the data will be from the CPU to said designated ones of the plurality of coprocessors. Column 9, lines 27-39 of Moyer, show an H_CALL instruction that transfers data to an external coprocessor from the processor.

18. In regard to claim 5, Moyer in view of Strongin discloses the interface as recited in claim 4, as described above, wherein said data bus comprises:

- a. data TO signals, for transferring data from the CPU to said designated ones of the plurality of coprocessors (Moyer, column 9, lines 20-25);

- b. data FROM signals, for transferring data to the CPU from said designated ones of the plurality of coprocessors (Moyer, column 9, lines 25-27).

19. In regard to claim 6, Moyer in view of Strongin discloses the interface as recited in claim 5, as described above, wherein said data order signals comprise:

- a. TO order signals, for prescribing said data transfer order with respect to transfers via said data TO signals; and
- b. FROM order signals, for prescribing said data transfer order with respect to transfers via said data FROM signals.

Since the order signals prescribe data order for all data accesses the data order is prescribed for data going to and from the coprocessors. Thus the signals can be called TO and FROM order signals respective to the coprocessors.

20. In regard to claim 7, Moyer in view of Strongin discloses the interface as recited in claim 6, as described above, wherein said TO order signals prescribe a particular outstanding TO instruction relative to all outstanding TO instructions. Figure 4 and column 10, lines 46-61 of Strongin, show that the order signals (identifiers) give indication of which instruction (read request) the data corresponds to. This instruction is relative to the other outstanding (pending) instructions. For example instruction (read request) 100N follows instruction 1001 and is thus relative to it.

21. In regard to claim 8, Moyer in view of Strongin discloses the interface as recited in claim 6, as described above, wherein said FROM order signals prescribe a particular outstanding FROM instruction relative to all outstanding FROM instructions. Figure 4 and column 10, lines 46-61 of Strongin, show that the order signals (identifiers) give

Art Unit: 2183

indication of which instruction (read request) the data corresponds to. This instruction is relative to the other outstanding (pending) instructions. For example instruction (read request) 100N follows instruction 1001 and is thus relative to it.

22. In regard to claim 22,

a. Moyer has disclosed a method for transferring data (via figure 1, element 30) between a CPU (figure 1, element 12) and a plurality of coprocessors (figure 1, elements 14 and 16), the method comprising:

i. transmitting instructions to the plurality coprocessors (column 6, lines 34-36), each of the instructions directing a data transfer between the CPU and a specific coprocessor (figures 22-26, UU field), wherein said transmitting is provided in a specific instruction order (an order is inherent);

b. Moyer does not disclose transferring the data in an order different from the specific instruction order, prescribing transfer of a data element corresponding to a specific outstanding instruction relative to all outstanding instructions, the outstanding instructions being those instructions that have not completed a subsequent data transfer.

c. Strongin has disclosed in figures 3 and 4 a read retrieval order that differs from the read request order. An instruction as in Moyer is essentially a request for data or a read request. When the data is sent, that is a read retrieval. The figure shows signals (identifier) that indicate the order of the data. Figure 4 and column 10, lines 46-61 of Strongin, show that the order signals (identifiers) give

indication of which instruction (read request) the data corresponds to. This instruction is relative to the other outstanding (pending) instructions. For example instruction (read request) 100N follows instruction 1001 and is thus relative to it.

d. Strongin has shown in column 6, lines 36-44 that this difference in ordering allows for data accesses to be quicker. This quickness of data access would have motivated one of ordinary skill in the art to modify the design of Moyer to include the out of order data retrieval disclosed by Strongin.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Moyer to retrieve data out of order as taught by Strongin so that data accesses can be achieved quicker.

23. Claims 9 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moyer in view of Strongin as applied to claims 1-8 and 22 above, and further in view of Hennessy.

24. In regard to claim 9,

a. Moyer in view of Strongin discloses the interface as recited in claim 1, as described above,

b. Moyer in view of Strongin does not disclose wherein said data bus transfers the data in parallel to one of said designated ones of the plurality of coprocessors, said one of said designated ones of the plurality of coprocessors having multiple issue pipelines providing for parallel instruction execution.

Art Unit: 2183

c. Hennessy has shown on pages 282-284 a multiple instruction issue technique. This inherently involves multiple data elements and thus the data bus to such a processor transfers data in parallel.

d. Hennessy has shown on page 278 that multiple-issue processors allow multiple instructions to issue each clock cycle. It is further shown that this decreases CPI below one and increases performance. This performance boost would have motivated one of ordinary skill in the art to modify the design of Moyer in view of Strongin to use the multiple issue technique described by Hennessy for its coprocessors.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the coprocessors and data bus of Moyer in view of Strongin to include the multiple instruction issue technique taught by Moyer in view of Strongin in order to increase performance of the overall system.

25. In regard to claim 23,

a. Moyer in view of Strongin discloses the method as recited in claim 22, as described above, said transmitting comprises:

b. Moyer in view of Strongin does not disclose

i. issuing a plurality of the instructions in parallel to the specific coprocessor;

ii. designating an execution order corresponding to said issuing.

c. Hennessy has shown on pages 282-284 a multiple instruction issue technique. This inherently involves multiple instructions and thus the bus to such a processor transfers instructions in parallel.

d. Hennessy has shown on page 278 that multiple-issue processors allow multiple instructions to issue each clock cycle. It is further shown that this decreases CPI below one and increases performance. This performance boost would have motivated one of ordinary skill in the art to modify the design of Moyer in view of Strongin to use the multiple issue technique described by Hennessy for its coprocessors.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the coprocessors and data bus of Moyer in view of Strongin to include the multiple instruction issue technique taught by Moyer in view of Strongin in order to increase performance of the overall system.

26. Claims 10-12 and 14-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moyer in view of Tanenbaum and further in view of Strongin.

27. In regard to claim 10,

a. Moyer discloses a computer program product for use with a computing device, the computer program product comprising:

i. a computer usable medium, for causing a coprocessor interface to be described that transfers data between CPU and a plurality of coprocessors, said computer readable program code comprising:

(1) an instruction bus, said instruction bus configured to transfer instructions to said plurality of coprocessors in an instruction transfer order, wherein particular instructions direct designated ones of the plurality of coprocessors to transfer said data to/from said CPU; and

(2) a data bus, said data bus configured to subsequently transfer said data.

b. Moyer does not disclose having computer readable program code embodied in said medium and first program code and second program code. Moyer also does not disclose wherein data order signals within said data bus prescribe a data transfer order that differs from said instruction transfer order.

c. Tanenbaum has disclosed on pages 10-12 that hardware is logically equivalent to software and that the boundaries between them are fluid. Strongin has disclosed in figures 3 and 4 a read retrieval order that differs from the read request order. An instruction as in Moyer is essentially a request for data or a read request. When the data is sent, that is a read retrieval. The figure shows signals (identifier) that indicate the order of the data.

d. Tanenbaum has shown on page 11 that for one factor involved in deciding whether to implement a function in hardware or software is frequency of change. It is easier to change software code than to change the layout of a hardware system. This ease of change would have motivated one of ordinary skill in the art to modify the design of Moyer to implement the disclosed apparatus as

program code as taught by Tanenbaum. Strongin has shown in column 6, lines 36-44 that this difference in ordering allows for data accesses to be quicker. This quickness of data access would have motivated one of ordinary skill in the art to modify the design of Moyer to include the out of order data retrieval disclosed by Strongin.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Moyer to implement his design in program code as taught by Tanenbaum and to retrieve data out of order as taught by Strongin so that data accesses can be achieved quicker and so that changes may be made easier.

28. In regard to claim 11, Moyer in view of Tanenbaum and further in view of Strongin discloses the computer program product as recited in claim 10, as described above, wherein said particular instructions comprise:

- a. TO instructions, said TO instructions directing that the subsequent transfer of said data will be from said CPU to said designated ones of said plurality of coprocessors; Column 9, lines 27-28 of Moyer, show an H_CALL instruction that transfers data from an external coprocessor to the processor as shown in lines 40-45.
- b. FROM instructions, said FROM instructions directing that the subsequent transfer of said data will be to said CPU from said designated ones of said plurality of coprocessors. Column 9, lines 27-39 of Moyer, show an H_CALL instruction that transfers data to an external coprocessor from the processor.

29. In regard to claim 12, Moyer in view of Tanenbaum and further in view of Strongin discloses the computer program product: as recited in claim 11, as described above, wherein said data order signals comprise:

- a. TO order signals, for specifying said data transfer order for a particular outstanding TO instruction relative to all outstanding TO instructions;
- b. FROM order signals, for specifying said data transfer order for a particular outstanding FROM instruction relative to all outstanding FROM instructions.

Since the order signals prescribe data order for all data accesses the data order is prescribed for data going to and from the coprocessors. Thus the signals can be called TO and FROM order signals respective to the coprocessors.

30. In regard to claim 14,

- a. Moyer discloses a computer data signal embodied in a transmission medium, the computer data signal comprising:
 - i. an instruction bus, said instruction bus configured to transfer instructions to said plurality of coprocessors in an instruction transfer order, wherein particular instructions direct designated ones of the plurality of coprocessors to transfer said data to/from said CPU; and
 - ii. a data bus, said data bus configured to subsequently transfer said data.
- b. Moyer does not disclose having computer-readable program code for providing the above. Moyer also does not disclose wherein data order signals

within said data bus prescribe a data transfer order that differs from said instruction transfer order.

c. Tanenbaum has disclosed on pages 10-12 that hardware is logically equivalent to software and that the boundaries between them are fluid. Strongin has disclosed in figures 3 and 4 a read retrieval order that differs from the read request order. An instruction as in Moyer is essentially a request for data or a read request. When the data is sent, that is a read retrieval. The figure shows signals (identifier) that indicate the order of the data.

d. Tanenbaum has shown on page 11 that for one factor involved in deciding whether to implement a function in hardware or software is frequency of change. It is easier to change software code than to change the layout of a hardware system. This ease of change would have motivated one of ordinary skill in the art to modify the design of Moyer to implement the disclosed apparatus as program code as taught by Tanenbaum. Strongin has shown in column 6, lines 36-44 that this difference in ordering allows for data accesses to be quicker. This quickness of data access would have motivated one of ordinary skill in the art to modify the design of Moyer to include the out of order data retrieval disclosed by Strongin.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the design of Moyer to implement his design in program code as taught by Tanenbaum and to retrieve data out of order as taught by Strongin so that data accesses can be achieved quicker and so that changes may be made easier.

31. In regard to claim 15, Moyer in view of Tanenbaum and further in view of Strongin discloses the computer data signal as recited in claim 14, as described above, wherein said particular instructions comprise TO instructions, said TO instructions directing that subsequent transfer of said data will be from said CPU to said particular coprocessors. Column 9, lines 27-28 of Moyer, show an H_CALL instruction that transfers data from an external coprocessor to the processor as shown in lines 40-45.

32. In regard to claim 16, Moyer in view of Tanenbaum and further in view of Strongin discloses the computer data signal as recited in claim 15, as described above, wherein said particular instructions comprise TO instructions, said TO instructions directing that subsequent transfer of said data will be from said CPU to said particular coprocessors. Column 9, lines 27-39 of Moyer, show an H_CALL instruction that transfers data to an external coprocessor from the processor.

33. In regard to claim 17, Moyer in view of Tanenbaum and further in view of Strongin discloses the computer data signal as recited in claim 14, wherein said data bus comprises:

- a. data TO signals, for transferring data from said CPU to said particular coprocessors (Moyer, column 9, lines 20-25);; and
- b. data FROM signals, for transferring data to said CPU from said particular coprocessors (Moyer, column 9, lines 25-27).

34. In regard to claim 18, Moyer in view of Tanenbaum and further in view of Strongin discloses the computer data signal as recited in claim 17, wherein said data order signals comprise:

- a. TO order signals, for prescribing said data transfer order with respect to transfers via said data TO signals; and
- b. FROM order signals, for prescribing said data transfer order with respect to transfers via said data FROM signals.

Since the order signals prescribe data order for all data accesses the data order is prescribed for data going to and from the coprocessors. Thus the signals can be called TO and FROM order signals respective to the coprocessors.

35. In regard to claim 19, Moyer in view of Tanenbaum and further in view of Strongin the computer data signal as recited in claim 18, wherein said TO order signals prescribe a particular outstanding TO instruction relative to all outstanding TO instructions. Figure 4 and column 10, lines 46-61 of Strongin, show that the order signals (identifiers) give indication of which instruction (read request) the data corresponds to. This instruction is relative to the other outstanding (pending) instructions. For example instruction (read request) 100N follows instruction 1001 and is thus relative to it.

36. In regard to claim 20, Moyer in view of Tanenbaum and further in view of Strongin discloses the computer data signal as recited in claim 18, wherein said FROM order signals prescribe a particular outstanding FROM instruction relative to all outstanding FROM instructions. Figure 4 and column 10, lines 46-61 of Strongin, show that the order signals (identifiers) give indication of which instruction (read request) the data corresponds to. This instruction is relative to the other outstanding (pending)

instructions. For example instruction (read request) 100N follows instruction 1001 and is thus relative to it.

37. Claims 13 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moyer in view of Tanenbaum and further in view of Strongin as applied to claims 10-12 above, and further in view of Hennessy.

38. In regard to claim 13,

- a. Moyer in view of Tanenbaum and further in view of Strongin discloses the computer program product as recited in claim 10, as described above,
- b. Moyer in view of Tanenbaum and further in view of Strongin does not disclose wherein said data bus is configured to transfer said data in parallel to particular coprocessors that have multiple issue pipelines providing for parallel instruction execution and corresponding data transfers.
- c. Hennessy has shown on pages 282-284 a multiple instruction issue technique. This inherently involves multiple data elements and thus the data bus to such a processor transfers data in parallel.
- d. Hennessy has shown on page 278 that multiple-issue processors allow multiple instructions to issue each clock cycle. It is further shown that this decreases CPI below one and increases performance. This performance boost would have motivated one of ordinary skill in the art to modify the design of Moyer in view of Strongin to use the multiple issue technique described by Hennessy for its coprocessors.

Art Unit: 2183

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the coprocessors and data bus of Moyer in view of Strongin to include the multiple instruction issue technique taught by Moyer in view of Strongin in order to increase performance of the overall system.

39. In regard to claim 21,

- a. Moyer in view of Tanenbaum and further in view of Strongin discloses the computer program product as recited in claim 14, as described above,
- b. Moyer in view of Tanenbaum and further in view of Strongin does not disclose wherein said data bus is configured to transfer said data in parallel to particular coprocessors that have multiple issue pipelines providing for parallel instruction execution and corresponding data transfers.
- c. Hennessy has shown on pages 282-284 a multiple instruction issue technique. This inherently involves multiple data elements and thus the data bus to such a processor transfers data in parallel.
- d. Hennessy has shown on page 278 that multiple-issue processors allow multiple instructions to issue each clock cycle. It is further shown that this decreases CPI below one and increases performance. This performance boost would have motivated one of ordinary skill in the art to modify the design of Moyer in view of Strongin to use the multiple issue technique described by Hennessy for its coprocessors.

It would have been obvious to one of ordinary skill in the art at the time of invention to modify the coprocessors and data bus of Moyer in view of Strongin to include the

multiple instruction issue technique taught by Moyer in view of Strongin in order to increase performance of the overall system.

Conclusion

40. The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

41. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following patents have been cited to further show the art with respect to coprocessors and multiple ordering on a bus.

US Pat No 3,611,300 to Aldrich shows a coprocessing system that has ordering signals.

US Pat No 5,699,529 to Powell gives a bus interface that has different ordering when writing and reading to and from a buffer.

US Pat No 6,157,977 to Sherlock shows a computer interface with data being identified by its relative age.

US Pat No 6,205,506 to Richardson discloses a bus interface with a method for storing ordering information for requested bus transactions.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane F Gerstl whose telephone number is (703)305-7035. The examiner can normally be reached on M-F 6:45-4:15 (First Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703)305-9712. The fax phone number for the organization where this application or proceeding is assigned is (703)872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)305-3900.

Shane F Gerstl
Examiner
Art Unit 2183

SFG
December 11, 2003


RICHARD L. ELLIS
PRIMARY EXAMINER